

UNITED STATES DEPARTMENT OF COMMERCE

Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS

Washington, D.C. 20231

ATTORNEY DOCKET NO. FIRST NAMED INVENTOR FILING DATE APPLICATION NO. MICC24PA J 08/21/97 TRIVEDI 08/915.658 **EXAMINER** MM12/0210 PERALTA, G KILLWORTH GOTTMAN HAGAN % SCHAEFF PAPER NUMBER ART UNIT ONE DAYTON CENTRE SUITE 500 ONE SOUTH MAIN STREET 2814 DAYTON OH 45402-2023

DATE MAILED:

02/10/00

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

	Application No.	Applicant(s)
Office Action Summary	Application No.	
	08/915,658	TRIVEDI, JIGISH D
	Examiner	Art Unit
	Ginette Peralta	2814
The MAILING DATE of this communication appe	ears on the cover sheet with the co	orrespondence address
Period for Reply		
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.		
 Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). 		
Status		
1) Responsive to communication(s) filed on <u>24 November 1999</u> .		
24/	is action is non-final.	
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.		
Disposition of Claims		
4) Claim(s) <u>1-40</u> is/are pending in the application.		
4a) Of the above claim(s) $1-30$ is/are withdrawn from consideration.		
5) Claim(s) is/are allowed.		
6)⊡ Claim(s) <u>31-40</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claims are subject to restriction and/or election requirement.		
Application Papers		
9) The specification is objected to by the Examiner.		
10) The drawing(s) filed on is/are objected to by the Examiner.		
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved.		
12) The oath or declaration is objected to by the Examiner.		
Priority under 35 U.S.C. § 119		
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).		
a) ☐ All b) ☐ Some * c) ☐ None of the CERTIFIED copies of the priority documents have been:		
1. received.		
2. received in Application No. (Series Code / Serial Number)		
3. received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).		
* See the attached detailed Office action for a list of the certified copies not received.		
14) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. & 119(e).		
Attachment(s)	_	
 14) Notice of References Cited (PTO-892) 15) Notice of Draftsperson's Patent Drawing Review (PTO-948) 16) Information Disclosure Statement(s) (PTO-1449) Paper No(s 	18) Notice of Inform	nary (PTO-413) Paper No(s) nal Patent Application (PTO-152)

Application/Control Number: 08/915,658 Page 2

Art Unit: 2814

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 31 to 34 are rejected under 35 U.S.C. 102(b) as being anticipated by Okamoto (U.S. Pat. 4,910,578).

Okamoto teaches an interconnect comprising a composite structure comprising a first metal silicide, a second metal silicide, and an intermetallic compound comprising metal from the first metal silicide and metal from the second metal silicide; the first metal silicide and the second metal silicide each comprises a refractory metal selected from the group consisting of molybdenum, tantalum, titanium, and tungsten; and on one of the embodiments the interconnect comprises titanium silicide as the first metal silicide and tungsten silicide as the second metal silicide.

Claim Rejections - 35 USC § 103

- 3. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 4. Claims 35 to 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okamoto (U.S. Pat. 4,910,578) in view of Shepard (U.S. Pat. 5,227,333).

Application/Control Number: 08/915,658

Art Unit: 2814

Okamoto teaches an interconnect over a substrate assembly having at least one semiconductor layer that comprises a composite structure comprising a first refractory metal silicide, a second refractory metal silicide, and an intermetallic compound comprising refractory metal from the first refractory metal silicide and refractory metal from the second refractory metal silicide, the first refractory metal being different from the second refractory metal.

Okamoto does not show a field effect transistor having a source, a drain and a gate, formed in the semiconductor layer.

However, Shepard shows a local interconnect for connecting source, drain or gate of a field effect transistor to another active area within a substrate assembly, the local interconnect comprises a composite structure that includes a plurality of metal silicide layers.

Therefore, it would have been obvious to one of ordinary skill in the art to connect a source, drain or gate to another area within a substrate assembly as taught by Shepard with an interconnect with a composite structure as the one taught by Okamoto in order to obtain a reliable interconnect that provides a good electrical contact to silicon and does not further react with the device contact region.

Furthermore, memory arrays are well known to be LSI circuits as discussed in Okamoto.

Application/Control Number: 08/915,658

Art Unit: 2814

Response to Arguments

5. Applicant's arguments with respect to claims 31-40 have been considered but are

moot in view of the new ground(s) of rejection.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Ginette Peralta whose telephone number is (703)305-

7722. The examiner can normally be reached on Monday to Friday 8:00 AM-4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Olik Chaudhuri can be reached on (703)306-2794. The fax phone numbers

for the organization where this application or proceeding is assigned are (703)308-7722

for regular communications and (703)308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703)308-

0956.

GP

February 7, 2000

Donald L. Monin, Jr.

Page 4

Primary Examiner